От: D&R SoC NewsAlert [SoC-NewsAlert@design-reuse.com]
Отправлено: 1 февраля 2005 г. 12:46
Кому: Michael Dolinsky
Тема: D&R SoC News Alert - February 1, 2005
DR SoC News Alert
Design And ReuseDesign And ReuseDesign And Reuse
EETimes Network
February 1, 2005    


Michael,
Welcome to issue of February 1, 2005 of D&R SoC News Alert, our email update to provide you with the latest news and information in the System-On-Chip Community.

SPONSORED BY: eASIC, Corp.

  • NRE-free Structured ASIC
  • ASIC-like unit-cost, power and performance
  • FPGA-like ease of design (SRAM-LUT)
  • Flexible exchange between logic and distributed memory
  • No minimum volume required
  • Turnaround: < 2 weeks
  • Built-in clock tree, BIST, scan chain and power distribution
  • Easy post-fabrication debug - LUT reload
  • Variety of configurable I/Os
  • Embedded 8051 microcontroller

    Register to receive free budgetary quote and get access to design tools

  • Lossless JPEG Encoder Core from CAST, Inc.
    I2S Receiver from Coreworks
    Pre-IEEE 802.11n MIMO Modem from Comsis
    GigaSata/Storage Physical Layer Controller from Genesys Logic, Inc.
    USB2.0 OTG LS-FS-HS 3.3-1.8-1.8 UTMI+ from ChipIdea Microelectronics
    MPEG-1 / MPEG-2 Layer 3 Encoder for Texas Instruments DSP from ATEME
    The Platform Based SOC Design that Utilizes Structured ASIC Technology
    How memory architectures affect system performance
    Competitive Advantages of the Mali Graphics Architecture
    Accelerating Fixed-Point Design for MB-OFDM UWB Systems
    ASICs face stiffening competition from ASSPs, says analyst
    IP/SOC PRODUCTS
    Falanx' Single 2D/3D Graphics and Video Core Lowers Cost for Mobile Multimedia SoC Design
    CAST Introduces the First Lossless JPEG (LJPEG) IP Cores
    LSI Logic Offers Industry's Fastest 440 MHz Synthesized MIPS32(R) 24Kf(TM) Processor Core With Reference Design
    SOI embedded DRAM running on Freescale 90-nm process
    SafeNet Announces Version 2.0 of SafeZone IP
    LSI Logic Now Offering MPEG-4 aacPlus on ZSP DSP Cores
    ARM begins work on "Serval-E" processor core
    LTRIM LTR8333 Power-On Reset Digital System Supervisor
    DEALS
    Skyworks Integrates StarCore's Processor Technology
    LSI Logic Corporation and Athena Group Announce Intellecutal Property Licensing Agreement
    SST and Nanotech Corporation Sign Licensing Agreement for Advanced Flash Memory Solutions
    Discretix Broadens its Mobile and Flash Security Solutions with Virage Logic's NOVeA(R) Embedded Memory
    Freescale Semiconductor Licenses Imagination Technologies' PowerVR MBX Lite Core from ARM
    World's Leading Motherboard Manufacturer ASUSTeK Adopts MIPS Architecture for Portable and Digital Multimedia Devices
    Fujitsu Announces FlexRay License Agreement with Bosch
    Datang Extends Partnership With ARM For Communications And Multimedia Application Platform
    BUSINESS
    TTPCom and ARM colloborate on complete IP Platforms for Multimode, 3G Baseband Designs
    FINANCIAL RESULTS
    TTPCom today announces a trading update for the six months to 31 March 2005
    AMIS Holdings, Inc. Reports Fourth Quarter and Full Year 2004 Results
    Rambus Prices $300 Million Offering of Zero Coupon Cconvertible Senior Notes
    ARM Holdings plc Preliminary Results For The Year Ended 31 December 2004
    LSI Logic Reports Double-Digit Top-Line Growth; Provides Q1 Business Outlook
    Silicon Image Reports Fourth Quarter 2004 Financials
    LEGAL
    Rambus Files Patent Infringement Suit Against Use of Its Inventions by DDR2 and GDDRx Products
    PEOPLE
    MoSys Appoints Chenming Hu to Board of Directors; Noted Technologist Strengthens MoSys' Board
    MIPS Technologies Appoints Rob Herb to Board of Directors
    FSA Names New Chairman of the Board
    EMBEDDED SYSTEMS
    eSilicon Expands Access To ARM Technology For Its Customers
    TI Expands MCU Offering With ARM7 Family-Based General Purpose Processors
    FOUNDRIES
    SMIC Reaches Settlement with TSMC
    Chartered begins customer prototyping in 300mm Fab
    TSMC Reports 95% Increase in Record Year Profit
    Tower Semiconductor Strengthens Its Design Center Program with Four New Design Center Partners
    FPGA/CPLD
    Altera Updates Specifications for Stratix II FPGAs Reflecting Higher Performance and Lower Power
    Altera Stratix GX Devices and Nios Processor Chosen by Panasonic for 3.5G Wireless Network Products
    Xilinx Extends Aerospace And Defense Market Leadership With Delivery Of Advanced Device For QPRO Product Family
    EDA
    Magma Selects Legend's MSIM as Simulation Engine and Integrates into RTL-to-GDSII Design Flow
    OTHER
    ChipIdea Participated in the State Visit of the President of the Republic of Portugal to China

    SPONSORED BY: TEMENTO SYSTEMS

    Temento Systems, innovative provider of test, debug and verify solutions for FPGA and Hardware Platforms now offer two Edition of its DiaLite On-Chip Instrumentation tool. The new HDL Fault Finder IP included into the Power Edge Edition allows accurate monitoring and display of logic events contained into your HDL code. Designers have now the possibility to insert Watchpoints and Breakpoints on the instruments and into the code, and make it run concurrently to the instrumentation.

    Click here to know more about Temento


    DesignCon 2005
    Santa Clara, CA
    Feb. 1-2, 2005
    Booth 603
    Contact D&R

    D&R Silicon IP / SoC Catalog :
    The world's largest directory of Silicon IP (Intellectual Property), SoC Configurable Design Platforms and SOPC Products from 200 vendors

    D&R Software IP Catalog :
    A catalog of Hardware dependent Software (HdS) ranging from embedded OS to Communication Stacks and Application Software

    D&R Verification IP Catalog :
    Speed up your verification of protocol-centric designs by finding the specific Verification IP you need (already more than 100 products listed !!!)



    Search for Silicon IP

    Search for Verification IP

    Search for Software IP

    Find an Expert

    Industry Articles

    Latest News

    Tool Demos

    Free IP Cores


    DESIGN AND REUSE S.A.

    Corporate Headquarters:
    12 rue Ampere
    BP 267
    38 016 Grenoble Cedex 1
    FRANCE
    Tel: +33 476 21 31 02
    Fax: +33 476 49 00 52

    US office:
    5600 Mowry School Road
    Suite 180
    Newark, CA 94560
    USA
    Tel: +1 510 656 1445
    Fax: +1 510 656 0995


    REGISTER:
    If this newsletter was forwarded to you by a colleague, you can have it sent directly to you at no cost. To register for D&R SoC News Alert, go to: http://www.us.design-reuse.com/users/signup.php

    UPDATE YOUR PROFILE / UNSUBSCRIBE :
    You are subscribed as dolinsky@gsu.by and you receive this Alert once a week in html format.

    * If you wish to unsubscribe, you can do it there: http://www.us.design-reuse.com/users/alert.php?u=32546&e=dolinsky@gsu.by

    * If you need to change the e-mail address at which you receive this newsletter, you can do it there

    * If you need to update your user profile for receiving this letter on another time basis or in another format, you can do it there:
    http://www.us.design-reuse.com/users/alert.php?u=32546&e=dolinsky@gsu.by

    The SoC News Alert can be delivered :
    - Twice a week, once a week or once a month
    - In html or text format

    COMMENTS / SUGGESTIONS / QUESTIONS:
    Anything about the contents of this alert can be directed to : support@design-reuse.com

    PASS IT ON. . .
    Feel free to forward this newsletter to your colleagues.